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While it was for many years the goal of microelectronics to speed up our daily
tasks, the focus of today’s technological developments is heavily centered on
electronic media. Anyone can share their thoughts as text, sound, images or
full videos, they can even make phone calls and download full movies on their
computers, tablets and phones. The impact of this upsurge in bandwidth is di-
rectly on the infrastructure that carries this data. Long distance telecom lines
were long ago replaced by optical fibers; now shorter and shorter distance con-
nections have moved to optical transmission to keep up with the bandwidth
requirements. Yet microprocessors that make up the switching nodes as well
as the endpoints are not only stagnant in terms of processing speed, but also
unlikely to continue Moore’s transistor-doubling trend for much longer.
Silicon photonics stands to make a technical leap in microprocessor technol-
ogy by allowing monolithic communication speeds between arbitrarily spaced
processing elements. The improvement in on-chip communication could re-
duce power and enable new improvements in this field. This work explores a
few aspects involved in making such a leap practical in real life. The first part of
the thesis develops process techniques and materials to make silicon photonics
truly compatible with CMOS electronics, for two different stack layouts, includ-
ing a glimpse into multilayerd photonics. Following this is an evaluation of
the limitations of integrated devices and a post-fabrication/stabilizing solution
using thermal index shifting. In the last parts we explore higher level device
design and architecture on the SOI platform.
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CHAPTER 1
INTRODUCTION
1
In the last few decades, we have had an explosion of technology the likes of
which has no precedent. Everything from mobile phones to TVs to car radios to
home appliances now all look and act much like personal computers. This in-
vasion of technology into our day to day life can be explained, to a large degree,
as an effect of the expansion of the Internet. While many gadgets have practi-
cal functions, most technological improvements today seem to revolve around
interconnectivity. With over 2 billion users on the Internet right now [5], any-
thing that simplifies exchanging text, pictures, music and videos can be the new
“killer app”. Remixing media on the Internet has become an art form, open to
all.
The Internet has become a super-massive repository of data with only more
growth in sight. In 2005 Eric Schmidt, the CEO of Google, estimated the size
at roughly 5 million terabytes of data [5]. Since then, more and more social
networking sites have popped up, video rental has essentially moved online,
and voice and video communication are both available “over IP”, all in crisp
digital high-definition.
Figure 1.1 highlights how this year 5 out of the top 6 applications in North
America, using the most aggregate Internet traffic, are sharing media and most
of the remaining top 10 are for communication. Needless to say all of this data
bandwidth is supported by light and fiber optics. Today’s glass fibers can carry
terabits of data over many wavelengths for thousands of miles, connecting most
of the world’s countries together [6]. Such a technology was only necessary to
connect large sections of the population together, such as states or at most cities.
Today we are starting to see fiber optics reaching directly into our homes [7].
It might take some time, but eventually optics will also have to reach into our
own computers.
2
Figure 1.1: Internet top-usage statistics, emphasizing media applications.
c©2011 Sandvine, inc.
1.1 SHRINKING ELECTRONICS
The economy of integrated circuits has enabled the continued improvement of
technology for a long time. The trend known as Moore’s Law has continued for
more than five decades and tells us that on-chip transistor density doubles ap-
proximately every 2 years [8]. Of course, since the prediction was made by one
of the co-founders of Intel, one of the largest companies involved in the produc-
tion of microprocessors, the prediction became the standard by which all other
microprocessors were made. Unfortunately the performance increase that came
with this trend depended heavily on shrinking the transistors to make them
faster. The gate size of the transistor became the standard by which new “tech-
nology nodes” were described. At the time of this writing, microprocessors are
being fabricated at a 32 nm technology node while transition to 22 nm will oc-
cur over the course of this year. The economy of integrated circuits has enabled
the continued improvement of technology for a long time. The trend known as
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Moore’s Law has continued for more than five decades and tells us that on-chip
transistor density doubles approximately every 2 years [8]. Of course, since the
prediction was made by one of the co-founders of Intel, one of the largest com-
panies involved in the production of microprocessors, the prediction became
the standard by which all other microprocessors were made. Unfortunately the
performance increase that came with this trend depended heavily on shrinking
the transistors to make them faster. The gate size of the transistor became the
standard by which new “technology nodes” were described. At the time of this
writing, microprocessors are being fabricated at a 32 nm technology node while
transition to 22 nm will occur over the course of this year.
Many people have weighed in on the issue and so far there is no consen-
sus as to when exactly CMOS (Complementary Metal Oxide Semiconductor)
electronics will physically reach their limit [9, 10]; however it is clear that we
will reach atomic scales in the next few years (e.g. silicon atomic spacing is 0˜.5
nm). The International Technology Roadmap for Semiconductors reported in
2009 that new technologies “Beyond CMOS” need to be developed now to up-
date semiconductor practices in the near future [11]. Unfortunately the static
power losses that face smaller and smaller transistors are a problem that cannot
be easily solved [12, 13]. They have led to the development of multi-core pro-
cessors (CMPs), which operate at the same speeds as previous processors but
on multiple times the load. This has displaced the problem of scaling for the
time being, but at the same time has focused the need on improving on-chip
communication.
Among the biggest limiting factors in processor scaling now is that of inter-
connects. Typical electrical lines all have some amount of resistance, resulting
in loss of power as well as switching speed. While many clever tricks, mostly
4
Figure 1.2: Dynamic switching power breakdown versus interconnect length.
c©2004 ACM, Inc. [1]
material-related, have been played over the years to improve on this fundamen-
tal limitation of electric transmission lines, the limit itself turns out to be “scale-
invariant” [14]. Which is to say the limit cannot be solved either by making the
wires thicker or thinner, but power loss can still become worse with increased
speed, bandwidth, and particularly, length. Figure 1.2 shows the percentage
of lost power that goes to interconnects on a typical processor versus channel
length. In fact [1] tells us that over 50% of the dynamic power is being lost to
interconnects. Which is why we find ourselves at a similar cross-roads to that
of the 70’s, when fibers finally showed a significant improvement over electrical
transmission lines [15]. Particularly now, as systems-on-chip (SoC) emerge as
the replacement for serial processing, on-chip communication will play a much
bigger role in the performance of computers in general.
5
1.2 SILICON PHOTONICS
While issues arise in scaling electronics, advances in photonics have steadily
continued, including intense research in the area of optical interconnects. Pho-
tonic Networks-on-Chip (NoC) have become popular as a viable option for in-
creasing the bandwidth, lowering the latency and reducing the power in chip
multiprocessors (CMPs) [16, 17, 18]. By utilizing an optical network to link
multiple processors, the full capability of large on-chip parallel systems can be
achieved [19] and potentially with considerable power benefits [20]. However,
such an optical network is only practical if it can be fabricated monolithically
as part of the electronics, reducing the complexity of manufacturing to a few
additional CMOS steps. For this reason, silicon photonics has become the ideal
candidate for future NoCs. Research groups as well as companies like Kotura,
Luxtera, Lightwire, Intel and Sun are all working on public projects relating
to silicon photonics. Whether for integration or for independent devices, the
economics of using existing CMOS fabrication facilities seems to make sense
[17, 21].
Specifically, work in silicon photonics and its related compounds has shown
that although the most used element in electronics is not optically active, it can
be used in a variety of ways to manipulate and direct light in ways necessary
to make integrated communication links possible [22, 23]. Silicon photonics
has gained enough interest that a large group of researches are still working on
making a compatible laser with many promising options. These include using
the raman effect [24], erbium-doped silicon [25] and ge-si [26] as well as many
bonded hybrid-material lasers [27, 28].
Using high-contrast material systems, sub-wavelength optical wires can be
made along with a host of miniature optical devices to lead the way to feasi-
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ble and economic integration of optics and electronics. This, in turn, opens the
door to high-bandwidth, low-power interconnects that can be used for appli-
cations such as chip multi-processor interconnects or low-jitter chip-wide clock
distribution networks [16, 29, 30]. Researchers have now shown full electro-
optic links [30, 27] consisting of integrated modulators [31], detectors [32]. More
complex devices such as hitless wavelength switches [33] and amplifiers [34] are
constantly appearing and could be likewise integrated.
Figure 1.3: Vision of system: deposited optics over CMOS electronics. Multiple
bus waveguides sit at different vertical layers above a set of an array of micro-
ring resonators.
Unfortunately, even with the extensive exposure it has been getting in the
last few years, interest in integrated electro-optic silicon photonics has not re-
ally been embraced and developed as a standard. While there may be clear
advantages over electronic communication, the integration of photonic inter-
connects with on-chip electronics requires a costly change to well-established
CMOS processes. Even for the companies that have their own fabrication facil-
ities this can be hard, but for smaller companies who wish to enter this market
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it becomes all but impossible. It is clear that further integration research is nec-
essary to achieve CMOS photonics; we need more than similar processing, but
completely compatible photonic processes that can be added as-is to any CMOS
fabrication run.
We envision in our research, an integrated chip with electrical and optical
devices working in unison to improve performance. Due to economic, scaling,
and physical constraints such a design may not have the best electrical configu-
ration. Likewise it may not be the fastest or lowest-power photonics available,
but the combination might just be greater than the sum of its parts. Figure 1.3
shows our vision of a 3D optical network comprising of several photonic lay-
ers above an electronics die, assisting but not replacing all communication links
within the chip.
1.3 THESIS FOCUS AND LAYOUT
This thesis covers several subjects, all of which focus on the same goal of optical
CMOS integration. The document is organized from the bottom up. It begins
with low-level materials and process integration and moving towards higher-
level device and system integration.
Chapter 2 explores the limitation of the silicon-on-insulator (SOI) platform,
which although common and easy to use, still limits us to making discreet op-
tical components. The goal of this work was to develop a fabrication process
which could be used on ordinary bulk silicon wafers to make optical devices,
and by the same token then replicated on the front-end of a CMOS stack. We
limited ourselves only to fully compatible materials and techniques, and devel-
oped a method for adding optics to electronics processes in the near future.
Chapter 3 looks at a fabrication alternative to add optics to the back-end of
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the CMOS stack. Given the low temperature limitations of this area, we exam-
ined the possibilities available to us in terms of materials and processes, and the
best way to accomplish our vision of integrated, and still useful, optics. This
method allows for the least amount of effort on the part of the fabrication fa-
cility in order to combine electronics and photonics without any change to the
original CMOS layers.
In Chapter 4 we discuss at a device level some of the limitations of optics due
to material and process issues. We take it as a given that these limitation cannot
be changed in the near future, and we investigate how to manage the resulting
problems. Specifically, we look at thermal control to solve these problems, and
beyond that to create opportunities for dynamic systems.
Chapter 5 moves to the architectural level where we design a higher level
implementation of a networking system. Using thermal control discussed in the
previous chapter, we implement a 4x4 dynamic non-blocking optical router. The
configuration is built on an SOI platform, then tested and measured electrically
and optically using a variety of methods.
Finally, in Chapter 6 we take a look at the possibility of using our devices
in the field. While typically designed for on-chip integration, silicon photonics
is wavelength-compatible with telecom equipment making it potentially useful
in this area. A thermally tuned wavelength filter is taken to a geographically-
distributed fiber network to process high-speed data operation under real-
world conditions.
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CHAPTER 2
TRANSISTOR-LAYER INTEGRATION
OF PHOTONICS USING A LOCALIZED
BOX
This chapter uses material extracted with permission from the following references:
N. Sherwood-Droz, A. Gondarenko, and M. Lipson, “Oxidized Silicon-On-Insulator (OxSOI)
from bulk silicon: a new photonic platform,” Opt. Express 18, 5785-5790 (2010).
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2.1 INTRODUCTION
Integration of photonics with electronics would ideally be done in what is called
the front-end of the CMOS stack. This is where the transistors reside, which
also means where high temperatures and quality materials can be found. In
general pure materials are preferred for photonics, much like with fibers, to
avoid optical losses. Unfortunately integrating photonics is not as easy simply
displacing transistors.
One of the main drawbacks of the integration of optics on the transistor layer
is the need for extensive cladding material, typically a few micrometers of silica
surrounding the silicon core waveguide. Although high-contrast optics requires
less real estate, the optical wire - a typical Si channel waveguide (e.g. 450 nm
wide x 250 nm thick), still needs around 1 µm of SiO2 cladding on all sides. This
optical buffer is particularly important underneath the waveguide in order to
eliminate crosstalk to the nearby substrate. In electronics however, only a small
layer of SiO2 is needed. In fact, having more than a few hundred nanometers of
SiO2 underneath the Si waveguide creates incompatibility with the CMOS tran-
sistor layer, which necessitates thermal conduction through the silicon substrate
[35].
Modern processes which use SOI (Silicon-On-Insulator) technology rely on
a “thick” silica layer around 70 nm and better transistor performance can be
achieved with a 40 nm BOX (Buried OXide) layer [36]. Yet even with older SOI
CMOS stacks which rely on up to a 400 nm BOX [35], optical losses from radia-
tion would be in the thousands of dB/cm. Comparatively from our simulations,
1 µm of BOX would lead to 0.35 dB/cm and 3 µm would lead to negligible loss
assuming chips with several centimeters of waveguides between nodes.
One option for the integration of optics with electronics is the fabrication
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of the optics layer in the back-end of the CMOS stack, alongside the metal-
ization layers [37]; however, single-crystalline silicon would not be available
as a guiding material, since it cannot be deposited. In addition, this approach
limits fabrication to low-temperature processes when done monolithically. Al-
ternatively, one could envision using flip-chip bonding; however, this would
reduce the already limited area reserved for off-chip contacts. Instead it would
be preferable if the optics could be built alongside the transistor layer where
high-temperature processes are allowed and close contact with electronics is
maintained, allowing the architect full flexibility in design.
Here we propose a fabrication process for enabling the integration of op-
tics on the transistor layer. The process is based on the traditional electronic
medium, namely a bulk silicon wafer, and produces a small or non-existing
BOX layer for the electronics while providing an optical buffer for the optics
sharing the layer. We refer to this as an Oxidized Silicon-on-Insulator (OxSOI)
stack.
2.2 PROCESS DEFINITION AND SIMULATION
The overall process relies on creating high quality oxide out of bulk silicon be-
neath our waveguides using thermal oxidation, having protected them with a
material with very high oxidation temperature and CMOS compatibility: Si3N4 .
A similar technique is used in some CMOS fabrication in a process called LO-
COS (LOCal Oxidation Of Silicon), in which oxide spacers are created between
transistors to avoid parasitic effects. LOCOS has been used to make waveg-
uides, though typically they are large ridge waveguides with little confinement
[38, 39]. Smith et al. have previously shown the formation of waveguides by
excavating air pockets underneath waveguides made of polycrystalline silicon
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[40]. This process requires depositing the guiding layer since it needs a buffer
layer to protect the guiding material from the silicon-etching chemical. By main-
taining the original crystalline silicon above our oxide layer we ensure a high
quality optical guiding medium is used.
We induce oxidation from beneath the waveguide in order to optically iso-
late the waveguide from the substrate. To do this we use a full three-sided ni-
tride cap as a protective cover over an etched pillar that will be formed into the
final waveguide (see Figure 2.1). In electronics, a similar process called SWAMI
(SideWAll Masked Isolation) is used in some transistor fabrication [41]. Using
the Silvaco modeling program Athena, we simulate the oxidation growth for
our waveguide structure, shown in Figure 2.1. We generally find good agree-
ment in the resulting shape of the structure in these simulations, though the
simulation underestimated the oxidation time.
In Figure 2.1(a) the waveguide-like structure has been clad with Si3N4 and
over-etched by just under 1 µm before being subjected to oxidation. Under ox-
idation the structure narrows from either side (Figure 2.1(b)) until it separates
from the substrate, at which point we can begin to see the formation of a “buried
oxide layer”, shown in Figure 2.1(c). At this point we continue to oxidize for two
reasons: 1) to increase the distance from the waveguide to the substrate and 2) to
reduce the triangular “tail” of the waveguide to a flat surface as seen in Figure
2.1(c). Further flattening can be achieved with increased oxidation time until
achieving a shape similar to a typical channel waveguide (Figure 2.1(d)).
2.3 FABRICATION
The fabrication process was developed with compatibility and simplicity in
mind. We constantly remind ourselves that the CMOS industry is extremely
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Figure 2.1: Simulated effects of wet oxidation on waveguide structure: (a) post
over-etching and prior to oxidation, (b) 1 hour of oxidation, (c) 6 hours of oxi-
dation, (d) 9 hours of oxidation.
inflexible and costly. Therefore, the fabrication process described here relies on
a single step of lithography, deposition of Si3N4 , etching and oxidation. The
details are discussed here in detail.
We begin with a blank silicon wafer (Figure 2.2(a)). The assumption lies that
this process could be recreated at the transistor layer of the CMOS stack, or just
below it, where bulk silicon is accessible. On this layer we deposit a 300 nm
layer of Si3N4 using PECVD (Plasma-Enhanced Chemical Vapor Deposition) or
LPCVD (Low-Pressure Chemical Vapor Deposition). This layer serves as the
top cover of the protective mask shown in Figure 2.2(b). Stoichiometric nitride,
as produced by the LPCVD process, tends to be a stronger material and could
be deposited thinner. We will see below that thickness plays a role in the final
shape of the waveguides due to limitations in the etching process.
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We then define the waveguides patterns over the nitride layer. These pat-
terns are usually exposed on negative resist using an electron-beam lithogra-
phy tool. For the simple reasons of cost and time (e-beam sweeps a single
beam, rather than exposing a full pattern), the industry does not use this tool to
make wafer patterns. At this point, however, current lithography has reached a
point where it can pattern 0.5 µm lines with consistently low roughness using
DUV (248 nm) [42]. While we did not have this technology at the time at our
research facility we did develop an i-line (365 nm) photolithographic process
which would give us 0.5 µm lines as well to maintain compatibility with CMOS.
Photolithography typically uses a positive resist, in our case we use SPR 955CM
0.9. It is important that we invert our patterns in order to use this method. This
step results in a hardened resist material over the areas to be protected (Figure
2.2(c)). The waveguides are defined to be 450 nm wide, our standard geometry
to maintain single-mode operation and tight bending radii [43].
The waveguide layer is then etched vertically down using an ICP
(Inductively-Coupled Plasma) RIE (Reactive-Ion Etching) tool. The same
anisotropic silicon etch composed of Cl2 , BCl2 and H2 which etches silicon is
also used to etch the silicon nitride at a slower rate. We continue to etch using
the same recipe into the bulk silicon, in this case for 600 nm. The depth of this
first etch determines how much room we will have later during the oxidation
for a buried oxide layer as well as for smoothing the underside of the waveg-
uides. We made the pillars purposefully taller than the designed waveguide
thickness of 250 nm specifically to try to achieve the flat bottom surface (Figure
2.2(d)). Removing the photoresist with an oxygen asher results in a waveguide-
like pillar with an Si3N4 layer on top.
Oxidation at this point would result in a step which could be used as a
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Figure 2.2: Process flow: (a) bulk silicon wafer, (b) Si3N4 deposition, (c) litho-
graphic waveguide definition, (d) ICP etch, (e) Si3N4 deposition, (f) ICP cap
etch, (g) extended etch for quicker oxidation, (h) wet oxidation for buffer layer
growth, (i) extended wet oxidation for waveguide under-layer flattening, (j) up-
per layer oxide deposition to complete optical buffer.
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waveguide only if the beginning stack was SOI and had a buried oxide layer
(BOX). The following step however separates us from previous work in the oxi-
dized waveguide category by allowing us to make channel waveguides as well
as creating a full BOX. The addition of sidewall masking allows the waveguides
to be first, finite in width, and second, completely isolated. We deposit another
350 nm of Si3N4 , shown in Figure 2.2(e), over the full wafer, which covers the
sidewalls of our structures in silicon nitride.
In order to leave the three-sided mask over the waveguide regions while ex-
posing the bulk silicon to oxidation, we need to etch all of the nitride that does
not reside over our pattern. This would typically require an extra step of lithog-
raphy, however we we use a clever trick to avoid this. When the Si3N4 layer is
etched (by the same amount as was deposited in the last step), the verticality
of the etch leaves Si3N4 on the sidewalls of the pillars. Given the initial layer of
Si3N4 deposited above the silicon, we have as a result a three sided mask over
all waveguiding structures (Figure 2.2(f)). We refer to this step as being self-
aligned, since the mask is left only over the waveguides without the need for
the additional lithography. As an optional step, we can continue to etch into the
silicon substrate to reduce the amount of oxidation time and SiO2 generated on
the sides (Figure 2.2(g)). If etched as trenches, this step would reduce the spac-
ing necessary between adjacent waveguides or directionally coupled devices.
The wafer is then placed in a wet oxidation chamber at 1100◦C . This step
grows SiO2 in the regions of exposed silicon. The SiO2 reaches underneath the
structure creating the BOX layer shown in Figure 2.2(h). Figure 2.4 shows the
rate at which SiO2 grows from the silicon. At first a triangular bottom is formed
at the bottom of the waveguide due to the isotropic nature of the oxidation on
both sides. Such a waveguide can still work and is discussed in the results sec-
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(a) (b)
(c) (d) (e)
Figure 2.3: Cross-sectional SEM views of various waveguides during different
process steps: (a) after second deposition of silicon nitride, (b) after second ni-
tride etching (ICP birdbeak features notable), (c) after 2 hours of oxidation (no
over-etch), (d) after 6 hours of oxidation (no over-etch), (e) after 6 hours of oxi-
dation (800 nm of over-etch).
tion, but extended oxidation into the underside of the Si pillars can reduce the
pinched point into a flat underside (Figure 2.2(i)). Figure 2.3 shows qualitatively
what the process looks like closeup. Figures 2.3(a) and (b) show a prepared 3-
side mask. Figures 2.3(c)-(e) show how the oxidation looks over the course of a
few hours and can be compared to the simulation considerably well. At 1100◦C
we can leave the oxidation for a total of 16 hours to create the final waveguide
we tested. This is clearly a limitation but could be reduced considerably with a
higher temperature process and by designing a narrower waveguide.
The Si3N4 layers can be removed at this point, though from our simulation it
does not disturb the mode profile and so we leave it on the waveguide to avoid
additional processing steps. The structures are clad with 3 µm PECVD SiO2 to
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Figure 2.4: Graph of wet oxidation times without HCl for silicon at various tem-
peratures, along with measured rate for our structures, along with the plot of
the buried oxide layer thickness, measured from the bottom of the “waveguide”
to the beginning of the substrate.
complete the surrounding optical buffer (Figure 2.2(j)).
2.4 RESULTS
We tested our waveguides at different points in the process to quantify our re-
sults, and we divide them into the “first set” and the “second set”. They are
both waveguiding structures; however, the second set more closely approaches
what we envisioned as a channel waveguide, while the first shows a triangular
peak which makes it into a 5-sided waveguide.
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2.4.1 FIRST SET
After six hours of oxidation on a set of waveguides with an over-etch of 800 nm,
we achieve separated waveguides with a 0.5 µm BOX layer. Theoretically,0 this
might not be enough to prevent leaky modes from existing, but the uncommon
geometry pushes the mode upward and away from the triangular peak making
it able to guide light well. Removal of the silicon nitride can be done, but it
results in some surface roughness of the silicon. Alternatively, as we see in the
optical mode in Figure 2.5(b), the small amount of nitride does not affect our
mode adversely; therefore, we can safely leave it on.
SiO2
Si
1st Si3N4
2nd Si3N4(a) (b)
360 nm
690 nm
540 nm
1 µm
Figure 2.5: First waveguiding structure: (a) false-color SEM of waveguiding
structure; and (b) numerically calculated optical TE mode for given geometry.
We measured the losses of the waveguides using the cutback method. This
involves making waveguides of different lengths and measuring the absolute
loss of each, which can then be compared to the set to extract the loss compo-
nent from the length variation. Fiber coupling was used to guide light at the
standard telecom wavelength of 1550 nm, incident from the polished edge of
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the chip. Light was collected at the output edge with a collimating objective
and power detector. Figure 2.6 shows the measurement results for two different
chips. The propagation loss fits for both are on the order of 10 dB/cm, which is
not great, but encouraging. This is our first demonstration of crystalline silicon
waveguides made directly on a bulk silicon wafer.
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Figure 2.6: Propagation loss measurements and fits for two chips, shown in (a)
and (b).
While our propagation losses were relatively low the absolute loss was very
high; yet they were similar between multiple chips. We found a likely issue after
some additional simulation. While leaving the silicon nitride above the full size
waveguides is not a problem, we realized that the high index material above
our reverse-tapered region might be constraining the mode. Figure 2.7 shows a
comparison of two nanotapers. Reference [43] explains the need for a nanotaper
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for proper facet coupling; the small waveguide delocalizes the mode enough to
match that size of fiber mode in order to properly couple. However, when we
have a nitride cladding, the mode is still contained in a high index region. This
reduces the efficiency of light both coming in and going out of the chip. Such a
limitation makes a case for either removing the nitride reducing the size of the
taper further.
(a) (b)
Capped taper
MFD = 14 µm
Uncapped taper
MFD = 2 µm
Figure 2.7: Mode field diameter simulation for a 100 nm taper (a) capped with
Si3N4 and (b) clad only with SiO2 .
2.4.2 SECOND SET
In this second set of waveguides, the overall shape of the fabricated waveguide
itself is rectangular (seen in Figure 2.8(a)) and provides a confined optical mode
shown in Figure 2.8(b), still unaffected by the leftover Si3N4 . Using this pro-
cess we can indeed create a sizable BOX layer beneath our crystalline silicon
waveguide. Figure 2.8(c) shows the 3.3 µm BOX layer beneath three adjacent
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waveguides.
The thicknesses of the two nitride layers here were determined through
various trials in order to avoid over-etching (visible in the thin top corners of
the Si3N4 layer in Figure 3(a)) that would lead to unwanted oxidation of the
waveguides. The thicker cover however, coupled with the 12 degree sidewall
angle produced by our ICP etcher and an additional patterning layer (150 nm
SiO2 hard-mask) resulted in an increase of the waveguide width. The outcome
is a waveguide 740 nm wide. A smaller waveguide can be made in two ways:
either writing 160 nm patterns which would result in 450 nm waveguides, or
ideally using an etcher with higher verticality that would also reduce the nec-
essary thicknesses of the two Si3N4 layers. Given a perfectly vertical etcher, the
thickness of each of the Si3N4 layers would need to be slightly over 100 nm each
to provide the necessary protection for the given oxidation time [44].
We tested the fabricated waveguides for propagation losses again using the
cut-back method. We observed similar losses for TE and TM modes and report
here on unpolarized light. We measured 2.92 dB/cm loss shown in Figure 2.9.
From our simulations, a BOX greater than 3 µm should result in radiation losses
into the substrate of less than 0.001 dB/cm, and likely were the major loss source
in the previous set of waveguides. We believe the propagation losses could
still be significantly reduced with improved etching techniques and should be
limited to single crystal silicon waveguide losses. It should be noted that a low
quality PECVD Si3N4 was used in these samples which could result in some
material absorption. This can easily be resolved through the use of LPCVD
Si3N4 .
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Si3N4
(a) (b)
(c)
Fundamental TE Mode
TM
Figure 2.8: Final experimental waveguide shape shown: (a) closeup false color
SEM of waveguide cross-section; (b) fundamental TE mode with effective index
of 2.63, TM shown for comparison; (c) SEM showing buried oxide layer.
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Figure 2.9: Experimental loss for varying lengths of waveguide measured at
1550 nm, and loss per length fit of 2.92 dB/cm.
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2.5 CONCLUSIONS
We have developed here a process which produces small (sub 1 µm width)
waveguides with channel geometry, on a common bulk silicon wafer with losses
of 2.92 dB/cm. The final propagation losses achieved are indeed comparable to
those of typical SOI waveguides, and likely come from sidewall etching rough-
ness to be improved at the foundry level. The waveguides are made of single-
crystalline silicon, which is important for maintaining high contrast guiding in
small footprint devices with low losses. The optical layer is made directly on a
real CMOS compatible wafer with real CMOS compatible processes. This pro-
cess can be integrated at the transistor layer of a currently fabricated electronics
chip. Finally the process requires only one lithography step, thereby reducing
the cost and the variability in the fabrication of both the photonic material stack
as well as the devices.
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CHAPTER 3
SCALABLE 3D DENSE INTEGRATION
OF SILICON-BASED PHOTONICS
This chapter uses material extracted with permission from the following references:
N. Sherwood-Droz and M. Lipson, “Scalable 3D Dense Integration of Photonics on Bulk Sili-
con,” to be published.
A. Biberman, N. Sherwood-Droz, X. Zhu, M. Lipson, and K. Bergman, “High-Speed Data
Transmission in Multi-Layer Deposited Silicon Photonics for Advanced Photonic Networks-
on-Chip,” in CLEO:2011 - Laser Applications to Photonic Applications, OSA Technical Digest
(CD) (Optical Society of America, 2011), paper CThA1.
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3.1 INTRODUCTION
The reality of integrating photonics and electronics is that beyond compatibility,
a solution needs to provide enough enhacement to the system to be an econom-
ically worthwhile improvement [8]. Specifically, optical interconnects might
need to provide not just one optical Wavelength Division Multiplexing (WDM)
link, but many in order to surpass the multi-Tbps electric interconnects now in
use in recent multi-core processors [45]. Given the limits of chip real estate, the
best way to dramatically improve the bandwidth density is to break out of the
single optical-plane limitations of crystalline-silicon photonics.
Multilayer photonics can go beyond simple integration, providing interest-
ing advantages to the system as a whole. Single layer interconnect photonics
is typically criticized for not providing enough performance gain in terms of
bandwidth and power to justify the integration challenges. Losses from waveg-
uide crossings for example, a necessary limitation of single layer optical net-
works, are often cited as one of the biggest obstacles in these systems [21, 46].
A multi-layered system could reduce or eliminate these restrictions altogether
by avoiding physical crossings. We would also give architects a new dimension
to explore, perhaps leading to denser as well as more complex networks with
radically higher cross-sectional bandwidth and reduced communication power
consumption. Many researchers have already published work which shows op-
tical networks winning against electronic ones, but only when provided with
enough WDM channels [47, 48, 49]. 3D stacking now opens the door to a new
area of systems research where photonics can be implemented in ways that have
only been theorized.
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3.2 VERTICAL INTEGRATION
A major challenge in physically integrating optics with electronics still lies in
the general incompatibility of optical materials and structures with CMOS pro-
cesses. Research groups often rely on a Silicon-on-Insulator (SOI) stack with
a guiding medium of single-crystal silicon (c-Si) above several micrometers of
optically insulating silica (SiO2 ). While the materials are directly compatible
(unlike III-V materials), the c-Si must still be grown independently, implanted,
annealed, cut, oxidized and bonded to another structural Si wafer before it can
be used for device fabrication. More important than the additional cost how-
ever, is the limitation of having only a single layer of optics, one which still typ-
ically relies on a packaged or bonded electronics die for operation. Being able
to deposit multiple layers monolithically made CMOS scalable and successful;
a limited separate optical solution will likely not do as well.
The main limitation in integration is still optical isolation: large amounts of
dielectric which directly translate to reduced real estate and increased thermal
isolation for electronics. The size of the necessary optical buffer depends on
the geometry of the guiding structure as well as the refractive index contrast
between the two layers. Unfortunatly, even for high-contrast waveguides such
as silicon, this is typically larger than 1 µm in single mode operation. Even
electronic fabrication on SOI uses too thin of an oxide layer. At its largest an
electronic SOI BOX is 400 nm [35], while newer processes use as little as 40 nm
[36], making them unsuitable for this work. Figure 3.1 shows such a diagram of
such an SOI stack. The transistor layer is packed in the front-end of the wafer,
barely separated from the Si substrate. And in fact research groups including
ours have shown that this layer can be re-purposed for optics, as was described
in the previous chapter, and in [50, 40]. However, this form of integration comes
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Figure 3.1: Schematic structure of a CMOS chip, common in the early 2000s.
The graphic shows field effect transistors on an SOI silicon substrate with five
metalization layers and solder bump for flip-chip bonding. It also shows the
section for FEOL (front-end of line), BEOL (back-end of line) and first parts of
back-end process. c©Henrik Schumacher, from Wikimedia Commons
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at the cost of more real estate along with some changes to the standard fabrica-
tion. In this work we propose that a practical and useful integration of optics
and electronics in the near-term depends on the vertical back-end stacking of
deposited photonics with no change to the front-end electronics.
We report here on our first-generation multi-plane wavelength-switched op-
tical link made from fully CMOS-compatible materials and processes. We be-
lieve a low-temperature many-layer process is critical in bringing optics and
electronics together in a practical way, as there is so far no collective decision
in industry regarding the best process or material stack for integrated optoelec-
tronics. Some research has proposed exploring this route, such as with air-clad
devices [51], but with no visible adoption by industry. Providing a method to
expand further vertically will directly increase the bandwidth/area available
to the point where it can improve over electronics. The International Technol-
ogy Roadmap for Semiconductors (ITRS) 2009 specification notes that “for [cost-
efficient] optical solutions to be viable, the development of CMOS-compatible
optical components is of paramount importance”. [11]
3.3 PECVD MATERIALS
Along with using group IV compatible materials, the most important detail in
back-end photonics is using processes around or below 400 ◦C to avoid distress-
ing the metalization and changing the dopant diffusion. Our fabrication needs
to be governed by plasma enhanced chemical vapor deposition (PECVD) of all
layers, planarization to allow for vertical stacking, and proper patterning and
spacing of structures to allow for coupling and insulation. Regarding materi-
als, we need a set of two with an appreciable refractive index ratio, which will
keep bends and inter-waveguide spacing small. Silica is commonly used as an
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Table 3.1: CNF GSI PECVD Material Recipes.
Parameter Si3N4 SiO2
Gas 1 (sccm) 28 (SiH2 ) 18 (SiH2 )
Gas 2 (sccm) 1900 (NH3 ) 1800 (N2O )
RF Power at 13.56 MHz (W) 350 100
Temperature (◦C ) 400 400
Pressure (Torr) 3.5 1.4
outer cladding layer as it has a fairly low refractive index of around 1.45 at tele-
com wavelengths ( 1.55 µm ), and it is found in abundance in CMOS. Some
common waveguide materials include silicon nitride (Si3N4 ) [52, 2] and amor-
phous silicon (a-Si) [53, 37] as low optical loss waveguides. Polycrystalline sili-
con (p-Si) and poly-germanium (poly-Ge) have been explore for active devices
like switches and modulators [54] and for detectors [55] respectively.
We chose to work with Si3N4 as a guiding medium for its good optical char-
acteristics. Si3N4 is readily found in CMOS for passivation, masking, and dielec-
tric layers [56], and provides lower optical losses than c-Si in the NIR [57, 58]
when using SiO2 cladding which is also a CMOS dielectric. Although low pres-
sure chemical vapor deposition (LPCVD) silicon nitride has been shown to have
losses as small as 0.1 dB/cm [59], most transmission distances at the chip-scale
will be less than a few centimeters. This gives us leeway to consider other alter-
natives.
Given the expected absorption of Si-H and N-H bonds centered on λ =
1.5µm and shown in Figure 3.2, we explored a variety of PECVD recipes to
reduce potential losses. One group suggests adding helium into the plasma
to mitigate the hydrogen bonding environment [60]. Others utilize the lower
frequency options of the PECVD tool to reduce bombardment of lower weight
hydrogen atoms [52, 61]. While preliminary testing did see some overall im-
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Figure 3.2: Characteristic absorption peaks in the NIR for silicon nitride com-
pounds. (reproduced with permission from [2] c©1997 IEEE)
provements in some of these cases of 1-2 dB/cm, the trade-off was often ex-
tensive non-uniformity in thickness over a full 100 mm wafer, on the order of
100 nm center to edge. These numbers are specific to the PECVD tool at the
Cornell NanoScale Facility, and could be improved in commercial fabrication.
We include in Table 3.1 the details of the two final material recipes used in this
work.
3.4 FABRICATION
The full process starting with a blank silicon wafer can be described in 9 in-
dependent steps. We begin with a 100 mm silicon wafer which is meant to
replicate the back-end of an electronics CMOS stack, one in which we are not
allowed access to post-fabrication. On this wafer we deposit 3 µm of PECVD
SiO2 , according to the details in Table 3.1, which will provide the bottom opti-
cal insulation for the waveguiding layer. Typically in an SOI stack this layer is
grown thermally; however, we have neither the silicon real estate nor the tem-
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perature freedom to do this. This is shown in Figure 3.3(a).
We deposit PECVD Si3N4 on this layer (Figure 3.3(b)), once again using the
recipe given in Table 3.1. Using positive photoresist SPR 955CM 0.9 on an i-
line stepper lithography tool, we pattern bus waveguides and laterally-coupled
micro-ring resonators as shown in Figure 3.3(c). We term this layer “L1” as the
first photonic layer on the stack. We clad this first optical layer with the same
PECVD SiO2 used for the BOX layer.
(b)(a) (c)
(d) (e) (f)
(h)(g) (i)
Si3N4 (PECVD)
SiO2 (PECVD) Si (bulk)
Figure 3.3: Fabrication of a 2-layer optical link: (a) deposit SiO2 as BOX; (b) de-
posit Si3N4 for first guiding layer; (c) pattern/etch L1 waveguides and rings;
(d) deposit SiO2 for lateral buffer; (e) polish and planarize SiO2 layer with CMP;
(f) deposit SiO2 as spacer; (g) deposit Si3N4 for second guiding layer; (h) pat-
tern/etch L2 waveguides; (i) deposit SiO2 as final cladding layer.
The conformal PECVD deposition process creates a ridge above all nitride
features as seen in Figure 3.3(d). These “bumps” limit the ability to stack ver-
tical layers, so the wafer is planarized to the waveguide level, or just above it
using a chemical mechanical polishing (CMP) tool (Figure 3.3(e)). Two meth-
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ods exist to do this. The first involves using a cesium oxide (Celexis CX94S)
slurry, which selectively removes SiO2 over Si3N4 in a process known as dam-
ascene. This method polishes one material and ideally stops when it reaches
the second. However, to properly achieve this, the wafer requires high feature-
uniformity and density. For example, large alignment marks found across the
wafer can affect the performance of the polish. Because we expect the CMP to
stop at the waveguide layer, the penalty for error is partial or full removal of the
waveguiding layer. Instead, a KOH and silica slurry (Cabot SS12), which has a
repeatable polishing rate for SiO2 along with a spectral reflectance tool is used to
polish and measure continuously. While slower, this process has a higher yield
and is more controllable.
A second deposition of PECVD SiO2 creates the vertical gap between the
waveguiding layers, which is shown in Figure 3.3(f). Given the precision with
which we can deposit new material, this step can be used to precisely set the gap
between the two layers with very high precision. Adjusting the gap, and there-
fore the coupling by deposition gives us considerably more control than the best
lateral coupling possible. Lateral coupling is dependent on resist, lithography,
and etching limitations which are generally harder to control.
The second Si3N4 layer is then deposited above this last layer and patterned
the same way as the first (Figure 3.3(g)-(h)). We term this layer “L2”, the second
photonic layer. Finally we clad again in PECVD SiO2 . This last layer is again 3
µm thick and is used as a top isolation layer (Figure 3.3(i)).
3.5 DEVICE AND STUCTURE DESIGN
We fabricated a multi-layer optical link, traversing two layers through one pas-
sive wavelength switch. The first layer (L1) was patterned with waveguides
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and rings of 30 µm radius. L1 spans the full die starting and ending in inverse-
tapered couplers on both ends of the chip to provide an input and through port.
L2, the second photonic layer begins above the micro-ring resonator and spans
to the output facet where light can be coupled out to read the drop port (see Fig-
ure 3.4(a)). The coupling of L2 waveguides is set by the vertical and horizontal
offsets provided by the 800 nm mid-layer SiO2 02 and lithographic positioning
shown in Figure 3.4(b). Figures 3.4(c) and (d) show false-color SEM images of
the cross section of the chip with emphasis on the L1 waveguide.
3.6 RESULTS
We tested our devices using a standard set metrics. We were interested to see
how well our waveguides guide light given the low-temperature materials we
used. This directly affects our wavelength resonators since it changes the qual-
ity factor as well as the coupling conditions if the losses are too high. Further-
more, since we are advocating 3D integration, we want to see what losses we
can expect from vertically overlapping waveguides and if this is an improve-
ment from intersecting waveguides. We also test high-speed data transmission
through these devices to confirm error-free operation.
3.6.1 CHARACTERIZATION
Losses on the low-temperature silicon nitride waveguides were tested using the
cut-back method whereby a set of equal geometry waveguides were patterned
with varying lengths so as to isolate the optical losses generated by propagation.
Using a tapered fiber input to the chip facet with a tunable NIR laser source, we
measure at output with a collimating objective and power detector. We show
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L2 - PECVD SiO2
L1 - Planarized
PECVD SiO2
PECVD SiO2
Bulk Si
(c)
(b)
PECVD Si3N4
Horizontal Offset
Vertical 
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TE Mode
Waveguide
Thickness
Waveguide Width
Input
(L1)
Through
(L1)
Drop
(L2)
(b)(a)
(c)
(d)
Figure 3.4: Microscope image of bus waveguides and microring resonator; (b)
vertically coupled structure with TE mode and geometry parameters; (c) false
color SEM image of ring cross section; and (d) close-up SEM of silicon nitride
waveguide cross section.
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the waveguide loss in Figure 3.5(a) to be just over 1 dB/cm for most of the
L-band in our 400 nm x 1 µm geometry. The loss increases steadily into the C-
band due to Si-H and N-H bonds in the film [2]. These losses are comparable
to those shown in the literature for silicon nitride and are still better than most
comparable silicon single-mode waveguides [58].
We then measure losses for the waveguide crossings using a similar ap-
proach. We fabrticate many waveguides with increasing number of over-layer
crossings to isolate the loss generated by this perturbation. We measure the
number to be−0.04±0.002 dB/cross for waveguides separated vertically by 800
nm for the full range. The incrementing overlapping waveguides in L2 corre-
sponded to a maximum of 25 crossings over L1. Figure 3.5(b) shows this loss as
compared to a 3D finite-difference time-domain (FDTD) simulation using per-
fect materials, estimating the ideal value around -0.015 dB/cross for this gap.
Additional loss is to be expected from impurities in the PECVD. This number
is a major improvement over single-layer silicon crossings, which in theory can
only approach this number [62] and could still be improved with increased ver-
tical layers by separating the waveguides further. One design example could be
two waveguide bus layers with a switching layer, using rings or directional cou-
plers in between, separating the bus waveguides by more than 2x the coupling
gap.
Lastly, we test the optical path through the vertically-coupled filter and mea-
sure a channel bandwidth of 25 GHz and an extinction ratio of -24 dB. Fig-
ure 3.5(c) shows both the drop port and through port normalized by the input
power to the device. We also measure an insertion loss of -0.6 dB from the drop
port response, and we calculate the loaded quality factor of the resonator from
the linewidth to be Ql = 7.5 × 103. Using temporal coupled-mode theory [63],
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Figure 3.5: Results of fabrication: (a) propagation losses of PECVD
Si3N4 waveguides (400 nm x 1000 nm) over wavelength of interest; (b) aver-
aged loss per vertical crossing (800 nm separation); (c) microring resonator (30
µm radius) through and drop port responses from both layers.
we fit the experimental data and calculate an intrinsic quality factor greater than
105 for this resonator. We further validate our numbers through simulation us-
ing finite-element method (FEM) including material and bending losses from
which we estimate an ideal intrinsic value of Qi−sim = 1.7 × 105. The spectral
width is engineered for on-chip network applications in the L-Band while main-
taining the critical coupling condition for high filter efficiency. These rings are
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considered mostly radiation limited and can be tailored to specific bandwidth
values through proper coupling design.
3.6.2 HIGH-SPEED DATA TEST
Following our characterization, the devices were tested at Columbia University
for high-speed data transfer. Using again a tunable laser source, but this time
amplitude-modulated at several speeds, we test the power penalty at low BER
rates as well as explore the eye diagrams from these data links.
Figure 3.6 shows a diagram of the experimental setup used to test data trans-
mission through the multi-layered device. A NIR source is modulated using a
non-return-to-zero (NRZ) signal, encoded with a 231 − 1 pseudo-random bit
sequence (PRBS) by a pulse pattern generator (PPG). The signal is set to the
quasi-TE polarization and coupled using a tapered fiber. The output is col-
lected through another fiber and converted back to the electrical domain with a
PIN photodiode, a transimpedance amplifier (PIN-TIA), and a limiting ampli-
fier (LA). The signal is evaluated using a bit error rate tester (BERT) and digital
communications analyser (DCA).
As we are using a passive-wavelength switch, light is directed between out-
puts using the tunable laser source. In a real implementation there would be
different signals encoded into each of the wavelengths and would be routed ac-
cordingly. Setting the source to λ = 1568.5nm, the data encoding speed is varied
to explore its effect on the resulting signal quality. The ring does not resonate at
this wavelength and so ignores it, thereby letting the light pass through to the
so-called “through port” on the first level. Setting λ = 1565.7nm we are now
in the resonance condition of the ring and light switches direction; it is now
coupled through the ring into the top layer waveguide, to the “drop port”.
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Figure 3.6: High-speed data experimental setup including modulated optical
signal and bit error rate tester.
(a) (b)
Figure 3.7: Measured results through 3D switch at both output ports and back-
to-back comparisons: (a) eye diagrams from optical signals with 5, 7.5, 10, and
12.5 Gb/s data rates; and (b) BER curves and fits from each of the specified data
rates.
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Figure 3.7(a) shows the eye diagrams for each of the speeds tested, at 5, 7.5,
10 and 12.5 Gb/s, all quite open and seemingly unaffected by the device. Figure
3.7(b) quantifies the penalty as compared to measurements through the system
without the chip but using a variable optical attenuator (VOA) to mimic the
fiber-to-fiber loss of the chip (back-to-back). The through port shows error free
operation, defined as having a BER less than 10−12. The drop shows negligible
power penalties for speeds under and up to 7.5 Gb/s, and 0.22 and 0.23 dB for
10 and 12.5 Gb/s rates, respectively. This rate dependence points to a limitation
in channel size, and could be likely solved with a spectrally larger ring resonator
design.
3.7 CONCLUSION
We have demonstrated here a process for integrating multiple photonic layers
on the backend of CMOS electronics. Using low-temperature PECVD Si3N4 as
a guiding layer and PECVD SiO2 cladding, we show multiple stacked opti-
cal layers, coupled by micro-ring resonators, all with i-line photolithography.
Furthermore, we show that a major deterrent of optical networks, single-layer
waveguide crossing losses, can be avoided using multiple-layer photonics. Data
streams up to 12.5 Gb/s were switched through the 3D optical device with error-
free operation being shown up at 7.5 Gb/s and minimal loss above that. This
method for fabricating on-chip optics opens the doors to a new area of optical
network design previously limited by real estate and WDM channel limitations.
All processes and materials used here are compatible and common to the stan-
dard electronics CMOS process.
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CHAPTER 4
STABLE TUNING AND FABRICATION
CORRECTION OF RESONATING
STRUCTURES
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4.1 INTRODUCTION
Resonating structures have the clear benefit of producing sharp spectral fea-
tures without electrically active elements. The more pronounced these features
become, the more material and physical effects we see acting on them. These ef-
fects can be positive or negative depending on the application we are targeting.
The first productive use that comes to mind when we think of spectral tuning,
for example, is that of light modulation. Simply turning on and off a light can
be universally understood as a medium for communicating information. Mod-
ulation is achieved in resonating structures by shifting a spectral passband back
and forth over the wavelength of light used for transmission. The most com-
mon ways to do this include using the All-Optic (AO) effect [64], the Thermo-
Optic (TO) effect [65], and the Electro-Optic (EO) effect [31] which in silicon is
the name given to carrier injection. It can be understood that whatever the ef-
fect, the process acts by changing the refractive index of the waveguide as a
whole (effective index). In a resonating structure this has the effect of changing
the effective path length which in turn changes the resonance condition. For
waveguiding rings the resonance condition is defined by Equation (4.1).
mλresonance = Leffective = 2piRringneffective (4.1)
Many demonstrations have shown fast modulation speeds using AO and EO
in the range of 10’s of Gb/s, including a recent showing of an EO 40 Gb/s modu-
lator [66]. However there are many possible problems with making real devices
out of any of these technologies, not least of which are the competing effects.
While light-induced temperature change can be easily prevented, conduction-
based external temperature is a common variable found in electronics and espe-
cially microprocessor designs. We will see that while cooling options exist the
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easiest solution will be to fight heat with heat. Additionally there is the perva-
sive issue of fabrication. The physical limitations of fabricating these devices
will also cause spectral changes which need to be corrected. We will discuss
these issues here.
4.2 FABRICATION LIMITS
The practical use of ring resonators in mass-production environments is not a
trivial problem. While it is clear that the resonating properties of a microring
resonator depend on the dimensions of the structure, it is not commonly ac-
knowledged how sensitive the dimensions are to the proper operation of these
devices. In fact allowing for one of the most advanced fabrication tools available
now, an electron beam (e-beam) lithography tool, the dimensions we commonly
use are still not consistently reproducible. Figure 4.1(a) shows a common sili-
con ring resonator, using typical single-mode dimensions, and made using this
technology. While there are ways to alleviate the visible sidewall roughness the
precision of the geometry width at this scale is already lost.
Figure 4.1(b) illustrates how the spectral features for a microring would
change with a few nanometers of variation by Equation (4.1). In comparison, we
show the limitations of an e-beam tool, specifically the JEOL 9300FS available at
the Cornell NanoScale Facility at the time of this writing. While still very pre-
cise at only a few nanometers, the spectral feature of a modest Q = 10, 000 ring
resonator at Full Width Half-Maximum (FWHM) is around 0.15 nm. Which is to
say that if the beam is displaced by only a quarter of its size the spectral feature
might shift more than 6 times its linewidth. Likewise Figure 4.1(c) shows what
the displacement might mean in a coupling scenario. Unfortunately foundries
do not actually use e-beam due to cost, but rather less accurate photolithogra-
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Figure 4.1: Fabrication limitations for ring resonators: (a) closeup of waveguide
sidewall fabricated using electron-beam lithography; (b) ring resonator spec-
tral shift versus change in resonator radius; and (c) coupling variation given a
change in gap spacing.
phy tools where the tolerances are higher.
Very few methods exist for post-fabrication correction. They include laser
correction, either with photosensitive cladding [67] or direct manipulation of
the material [68], as well as direct oxidation of the material [69]. All of these
processes of course must be done during the fabrication process, though the
benefit is that the trimming is done only once. Instead we can do our tuning
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post-fabrication at the cost of active power on the device.
4.3 ON-CHIP TEMPERATURE VARIATIONS
A commonly cited problem with silicon photonics is that of temperature sensi-
tivity [70, 71]. Even within regular CMOS electronics the power dissipation has
become a critical problem, limiting the achievable performance of these chips.
The issue is that reducing gate lengths to increase performance results in in-
creased source-drain leakage, which in turn drives power consumption up. The
increased power then dissipates increased heat [72, 71]. Of course the power
used and heat produced are variables, both in space as well as in time [73]. Spa-
tially the different elements of a processor consume more or less power, e.g. an
arithmetic logic unit versus memory. Temporally the processor will use more or
less power depending on the kind of processing being done, for example FEM
simulation versus web surfing. Figure 4.2 shows an example of a microproces-
sor heat map, which can have hotspots in different locations and can vary over
time.
The unpredictability of the heat distribution over the surface of a micropro-
cessor is a major concern for the on-chip optics. The variations can be between
∆T = 30◦C to 50◦C on a typical processor [72, 73]. The TO coefficient of silicon
however induces a change in refractive index of silicon per degree Kelvin given
by [74]:
(
dn
dT
)
Si@1.5µm
= 1.86× 10−4K−1 (4.2)
Such a change in index can vary the resonance feature of a resonator consider-
ably, roughly about 1 nm per 10 ◦C . Using the TO coefficient we can roughly see
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Figure 4.2: Thermal hotspots appear on a microprocessor with spatial and tem-
poral variation: (a) full-thermal image with floorplan; (b) hottest captured im-
age; (c) and its average temperature per block (reproduced with permission
from [3] c©2008 IEEE).
how the temperature relates to the effective index in Silicon and in turn shifts
the resonant wavelength of a ring. The graph is shown in Figure 4.3.
While architects work on stabilizing hotspots though, device engineers have
also found a few ways to control variation. Mostly the techniques rely on chang-
ing the effective TO coefficient of a device either by changing the cladding of a
waveguide [75] or altering the mode profile to move the field to the cladding
and out of the core [76].
There is an alternative here, which is to use heaters to control temperature.
This may seem counter-intuitive at first but if a designer knows the amount of
∆T variation that exists in a processor she could in principle bias the heaters by
that amount, and cool or heat as necessary. Metal heaters have been shown to
tune at least over 20 nm of spectrum [77]. With proper design they could likely
shift more to handle a larger variation, at the cost of more power.
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Figure 4.3: The resonance wavelength shift in the microrings that is caused by
the shift in effective index and equivalent temperature shift.
4.4 GENERATING LOCALIZED HEAT
Heating of the waveguide can be done in a number of ways including radia-
tion, convection and conduction, though of these the last is the most convenient
and efficient at these scales. Furthermore of all the methods to generate heat
we would like to use an electric source, given that we plan to integrate our de-
vices with electronics. In fact all metals and even doped semiconductors can be
used as ohmic or resistive heaters. By passing a current through a wire, majority
carriers are accelerated and will often collide with ions in their path converting
some of their energy through vibrations into some amount of heat, proportional
to the square of the current multiplied by the resistance [78] as shown in Equa-
tion (4.3).
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Table 4.1: Resistivity of Materials
Material ρ(Ω m) α[(◦C)−1]
Aluminum 2.75× 10−8 0.0039
Copper 1.72× 10−8 0.00393
NiChrome 100× 10−8 0.0004
Tungsten 5.25× 10−8 0.0045
Q ∝ I2 ·R (4.3)
This simple equation however has a double edge to it, at least with regards to
metals. Increased heat has a direct effect on certain materials, specifically with
regards to its resistivity. The more vibrations are generated through collisions
the more collisions can occur, further increasing the resistance of the material
which in turn generates more heat. Catastrophic failure can easily ensue from
such a scenario. This means that we need to be careful to find a proper ma-
terial for ohmic heating. The resistivity change in metallic conductors can be
approximated using Equation (4.4):
ρ(T ) = ρ0[1 + α(T − T0)] (4.4)
where ρ0 is the resistivity at a reference temperature T0, and ρ(T ) is the
temperature-dependent resistivity. α is the temperature coefficient of resistiv-
ity. Table 4.1 lists a few common metals along with their respective values. We
list among them our preferred alloy NiChrome (80/20 wt.%) which has an or-
der of magnitude smaller α, making this material less responsive to temperature
and more convenient as a heater [79].
49
4.4.1 LOCALIZING HEAT
The configuration of the rings and heaters is determined so that the optical
mode is well separated from the heater to avoid absorption while still close
enough in proximity to couple heat into the waveguide. We find the best ar-
rangement of heater and waveguide using 3D Finite Element Modelling (FEM)
as shown in Figure 4.4. Because our heater is created from the deposition of a
thin film of metal, most of the heat will be conducted from the largest surfaces
above and below the heater. To conduct the majority of heat efficiently into the
ring we trace the heater wire above the ring resonator. The shape that is traced
is similar to the Ω symbol, since we need to contract a positive and negative lead
at point in the ring [80].
Z
XY
-10 µm
10 µm
0 µm
0 µm
-4.25 µm
-7.25 µm
-10 µm
0 µm
10 µm
Figure 4.4: Finite Element Modelling of microring resonator with vertical local-
ized thermal source.
We take into consideration the size of the optical mode for our waveguide
dimensions as well as the heat conduction of our heaters through the cladding
material. We make our waveguides 450 nm wide by 250 nm thick. From our
Finite-Difference (FD) mode solver we determine that for the TE (polarized par-
allel to the substrate) mode, 1 µm of distance is sufficient to limit the metal
absorption to a ≈ −2.17× 10−4 cm−1 (shown in Figure 4.5(b)).
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Figure 4.5: Heater and waveguide design for thermal and optical efficiency: (a)
variable positioning relative to waveguide and dimensions; (b) the optical mode
is separated from the heater to avoid absorption while (c) maintaining enough
proximity to couple heat into the waveguide.
Confinement of heat is important not only to save power but also because in
our designs we might have adjacent rings with potential crosstalk issues. Ther-
mally tuned microrings which are physically close would experience thermal
crosstalk if the heaters were designed too wide or too close to each other. Using
once again our 3D FEM tool we explored the most efficient way of conducting
heat to our rings, while keeping the heaters small. We keep in mind that ther-
mal coefficients of silicon and silica are two orders of magnitude apart, which
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means that we will conduct poorly from the heater to the ring, though we will
confine well locally:
κSi = 156
W
m K
κSiO2 = 1.4
W
m K
Our final design settles on 1 µm wide wires directly above the waveguide ring
in order to get a uniform, but laterally contained, heat distribution. We see
in Figure 4.5(c) that at 1 µm distance we can still conduct more than 56% of
the temperature generated by the heater into the waveguide. Locally we still
confine the heat in the lateral directions to about 10 µm from the heat source
with minimal effect. Figure 4.6(a) shows two side by side ring structures (clad so
that the rings are not visible), one of which has a 100 ◦C heater operating above
it. Figure 4.6(b) shows the cross-sectional decay of the heat with the overlaid
ring structures. At 5 µm the heat decays to about 13% and at 10 µm it is at 1%.
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Figure 4.6: Simulated thermal crosstalk: (a) 3D FEM structure encapsulating
two 10 µm radius ring resonators with one active heater; and (b) center cross-
sectional view of the thermal decay showing temperature as a function of dis-
tance.
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4.5 THERMAL SPEED
While we know that speed is not the purpose of this device, rather tuning and
stabilizing, we make a small note here regarding the limitations of a thermal
switch. Most experimental demonstration have shown thermal switching on
the order of several µs [81, 82]. One group was able to show just under 1 µs
using a mach-zhender and a clever push pull configuration [83]. However the
problem is in fact fundamental due to the diffusion limitations of the materials:
even if one achieves fast thermal injection the time it takes to release the heat
is still in the µs range. Fischer et al. provide a good equation for finding the
frequency cutoff of such devices [84]:
fcutoff =
1
piλρth
(
Ppi
A
)(
dn
dT
)
Si
(4.5)
where ρ in this case is the density and th is the specific heat of the heater mate-
rial, and A is the cross-sectional area of that material. Ppi is the switching power
and λ of course is the wavelength.
We verity the speeds reported with a simulation using again our 3D FEM
tool. We first pulse our electrical heater for 1 µs and measure the temperature
response both at the heater and the silicon ring. The result shown in Figure
4.7(a) is characteristic and shows the µs response time. We do notice at least
that the turn-on response time seems to be dependent on the amount of ther-
mal power injected so in Figure 4.7(b) we show a simulation where we pulse at
higher temperature for 0.25 µs and quickly drop the power to where we want
to maintain the heater. The result is in fact a few hundreds of nanoseconds re-
sponse, however with once again the diffusion-limited turn-off time of a few
microseconds. In short without a cooling solution thermal speeds are limited to
this range.
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Figure 4.7: Heating speed of SOI waveguides is limited by diffusion: (a) FEM
simulation showing on/off limits; and (b) Pre-pulising effects on speed.
4.6 MICROHEATER FABRICATION
Fabricating heaters requires a straight-forward process that is compatible with
regular SOI photonic processing. The key to the design is that we make these
heaters above the photonic regions after they have been fully processed, which
creates minimal disturbance to the sensitive photonic regions. The process we
describe is shown graphically in Figure 4.8.
We begin with a regular SOI wafer with a 250 nm silicon layer. We cover the
wafer with negative e-beam resist, in this case XR-1541, a hydrogen silsesquiox-
ane (HSQ). This resist becomes very similar to SiO2 when exposed and devel-
oped, such that we can leave it above our waveguides where it will optically act
like the rest of our cladding. The resist is exposed with our waveguide pattern,
450 nm lines which define our single mode geometry, using our electron beam
patterning tool. The pattern is developed using 300 MIF.
The pattern is etched intothe silicon using an anisotropic chlorine etch. High
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E-beam patterning Spin Dual Pos. Resist
Ni Evaporation
Ni Lift-Off
Au deposition
Au Lift-Off
Contact
Heater
E-beam XR Resist
Crystalline Silicon
Silicon Dioxide
E-beam 950k PMMA Resist
E-beam 495k PMMA Resist
NiChrome 80/20
Gold
Waveguides Defined
Silicon RIE Etching
SiO2 Deposition (PECVD)
Oxide Polishing (CMP)
E-beam (heaters)
Spin Dual Pos. Resist
E-beam (contact pads)
Waveguide
SOI (250nm Si/3µm SiO2)
Figure 4.8: Fabrication steps for making ohmic heaters.
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verticality of the sidewalls is important to maintain our designed geometry,
which affects not only our optical mode but more importantly our coupling
between waveguides. We use an inductively coupled plasma (ICP) reactive ion
etching (RIE) tool to realize this. There are some limitations to this process in-
cluding an apparent non-linear etch rate due to gas-lighting steps, but these can
be calibrated in with some testing. The resist is removed using some form of
oxygen plasma or appropriate chemical remover.
SiO2 is deposited above the waveguide layer using plasma-enhanced chem-
ical vapor deposition (PECVD). Once again we see that this process produces
a conformal film which is “bumpy” on the waveguide regions. As was dis-
cussed in section 3.4 we have the option to planarize the film using chemical
mechanical polishing (CMP). In this case the benefit lies in avoiding heater fail-
ure points that might arise during metal deposition, though we will discuss a
method for avoiding these. Since the heaters are localized strictly above the
waveguide layer we only need to concern ourselves with the layer being the
appropriate thickness of 1 µm above this region for proper heat conduction and
optical mode isolation.
To define our heaters we can use e-beam or photolithography given the
larger dimensions of the heater features (defined in Table 4.2). In order to fab-
ricate metal regions it is common to use a lift-off method, rather than etching,
since many of the chemical necessary have undesirable effects on our substrate
layers. To do this we define an inverse sacrificial layer using positive resist.
This step exposes the areas to be lifted off the wafer [56]. A single layer lift-
off has several issues that we need to be concerned with however. Because the
resist will be removed by solvent it needs to be accesible at points around the
wafer, typically at the edges of the defined regions. If the edges are covered in
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Table 4.2: Device Parameters for Ohmic Heaters
Parameter Symbol Value
Heater Width wheater 1µm
Heater Thickness hheater 200nm
Heater Clad Gap hclad 1µm
Waveguide Width wwg 450nm
Waveguide Thickness hwg 250nm
Buried Oxide Layer Thickness hBOX 3µm
deposited metal, then the liftoff process might fail. Also edges may collect ad-
ditional metal during deposition creating what are known as “ears” which then
might tip over and create undesired features. Shearing of the metal may also
occur during lift-off from having continuous metal regions between resist and
defined area.
All of these problems are resolved using a two layer lift-off process. In
essence we have two resist layers which are exposed in the same way but de-
velop at different rates (or vice versa). If the bottom layer is removed faster
we create a cantilever structure (as seen in Figure 4.8) through which metal can
be deposited without the problems of having resist directly adjacent to the de-
fined area. In our case we use polymethyl methacrylate (PMMA) for our resists,
a positive e-beam polymer resist with differing molecular weights [85]. 950 K
PMMA is used above for its higher resolution: this layer will define the heater
areas. Underneath (but spun first) a layer of 495 K PMMA is used which will
create an undercut when developed. We recommend the thickness of this layer
to be 2X the layer of metal being deposited. After exposure the developing of
this resist is done using a ratio of methyl isobutyl ketone to isopropanol alcohol
(MIBK:IPA) of 1:3 to achieve best resolution.
The metal, in this case NiChrome, is deposited using an electron beam evap-
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oration tool. For proper adhesion to the dielectric stack 5 nm of titanium is
evaporated first. 200 nm of NiCr is then deposited. In the case where CMP is
not done, a vertical evaporation of metal would result in thinner metal films
and even disconnected regions where large steps are encountered, for example
at the edge of the waveguide regions. These spots change the cross-sectional
area of the heater which in turn changed the resistance at that point. These
are the most likely failure points for these types of heaters [80]. We can avoid
this problem by using an angled spinner inside the evaporation tool. This will
ensure a conformal and uniform film deposition even on the sidewalls of the
raised oxide features. An example of such a film is shown in Figure 4.9. The
wafer is then left in acetone to remove the resist and lift-off the metal above it.
The bilayer resist process is then repeated again for the contact pads using gold
as the deposited metal. This secondary metal has considerably lower resistance
and results in better wires and contact pads.
1 µm
Figure 4.9: Closeup SEM of evaporated NiCr film using angled rotation plat-
form, and bilayer lift-off.
Figure 4.10(a) shows an SEM of a finished heater device over a 10 µm ra-
dius ring resonator. The NiCr heater curves over the surface of the ring and
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flares out to a large region where gold overlaps and extents to wirebond points.
The sharp corners of the flaring region are filleted to avoid hotspots. Figure
4.10(b) shows through-port measurements of the heated microring along with
consumed power. Using a DC source as input we can already see that retuning
a fabricated ring can correct for fabrication limitations by adjusting the loss-
coupling ratio, which leads to a high extinction ratio.
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Figure 4.10: A simple Ω heater above a 10 µm radius ring resonator: (a) SEM of
the device and (b) its electrical performance.
4.7 CONCLUSION
As we have seen the thermo-optic effect of silicon can be incorporated very
easily on processed photonics to alleviate a variety of problems. Most notably
the issue of fabrication limitations, which sees no likely end in the near future,
can be corrected using individually biased heaters above sensitive resonator
devices. Actively correcting for temperature can also be done in the cases of
thermally variant electronic chips. Beyond this the microheater can be used as a
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tuning device, capable of dynamically switching optical signals when used with
waveguide-coupled wavelength filters. This is all achieved while maintaining a
stable state over time, unlike other optical effects in silicon.
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CHAPTER 5
SILICON PHOTONIC NETWORKS AND
ROUTING DEVICES
This chapter uses material extracted with permission from the following references:
N. Sherwood-Droz, H. Wang, L. Chen, B. Lee, A. Biberman, K. Bergman, and M. Lipson, “Opti-
cal 4x4 hitless slicon router for optical networks-on-chip (NoC),” Opt. Express 16, 15915-15922
(2008).
B. Lee, A. Biberman, K. Bergman, N. Sherwood-Droz, and M. Lipson, “Multi-Wavelength Mes-
sage Routing in a Non-Blocking Four-Port Bidirectional Switch Fabric for Silicon Photonic
Networks-on-Chip,” in Optical Fiber Communication Conference, OSA Technical Digest (CD)
(Optical Society of America, 2009), paper OMJ4.
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5.1 INTRODUCTION
An interconnection network does not necessarily have the same requirements
as other types of networks. It will however, be described ultimately by a graph
similar to that of Figure 5.1. The graph shows the average latency of a packet
traveling through the network, versus the amount of data being put into the
network [4]. At its best the packet will take some minimum amount of time,
referred to as the “zero-load latency” T0 to traverse the distance from start to
end. When more and more packets show up, contention at various points in the
network will slow down the average time of all packets. At some point if too
much data is injected the latency goes to infinity at some saturation throughput.
Where that happens can vary. For example if there is a bottleneck somewhere,
a hotspot can develop which limits all traffic, like an accident on a main exit
bridge in a city. The ideal throughput though, ΘI , is defined by the physical
topology of the network, and that topology is limited by its routers.
One of the most important elements in any networked system is the router.
It provides the ability to dynamically select a destination for any input source
of information in an interconnected group of nodes. Similar to having exits on a
highway, or street intersections, data on a network have the ability to change di-
rection to reach a specific location. As anyone who has ever been in a city traffic
jam knows, moving large amounts of people (or data) is no easy task. Software
algorithms that manage and distribute data could do wonders for traffic in New
York City, like they do with the data of billions of people on the Internet, yet it
is the physical foundation that ultimately limits routing capabilities.
In optical networks there are two ways to move light: passively and actively.
Passive routing is performed by routing signals based on their wavelengths [86,
87, 88, 89, 90]. The traveling analogy to this design is that of the train system.
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Figure 5.1: Latency versus offered traffic curves for a typical interconnection
network. Latency of packets in a network is fundamentally limited by the
amount of traffic being injected; however the network capacity depends more
on the structure of the network itself [4].
You choose a train at the beginning of the journey which will take you directly
to the destination. It is efficient in certain environments but it requires as many
tracks as you have routes. In our terms, it means that you need as many light
sources as the network has unique paths. This leads to problems in scaling due
to the necessary physical space and power consumption required by each light
source. This is also how old circuit-switched telephone systems used to work.
An actively routed network, though it requires constant managing, can use
a single wavelength to get anywhere, much like you can with a car. It can also
change routes mid-flight to circumvent problems in the network. The downside
is that this method suffers from contention problems, since multiple signals can-
not overlap on the same optical wire. The design can be optimized in order to
avoid such contention; the ideal case is known as a hitless solution. For our case,
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we define hitless as being spatially non-blocking, such that any of the inputs can
be routed to any of the available outputs without using the same physical path
for a given wavelength. We will see that this can be also scaled to multiple
wavelengths, or WDM operation. We demonstrate here a 4x4 hitless router for
use in an electronically-integrated optical network.
5.2 ROUTER ARCHITECTURE
Redirecting or routing light from one path, a waveguide in this case, to another
is a matter of coupling two paths together in a way that moves the light com-
pletely from one to the other. Simply putting two waveguides together how-
ever, will result in broadband coupling [91]. Since we want the switches to be
dynamic we need to make them wavelength specific. This is why we turn again
to microring resonators which will couple a certain amount of light from some
specified set of frequencies, essentially filtering for select wavelength channels.
Switching can, in principle, be accomplished by adding microring resonators
alongside waveguide intersections [92]. A microring resonator coupled to two
waveguides can allow light to pass through, or if activated, switch the light to
the intersecting waveguide. We can quickly improve on this basic design, since
such a switch does not take full advantage of all the available paths. If instead
we have two rings opposite each other on a single intersection, they can utilize
both waveguides fully by creating what we call a “deflection switch”, shown
in Figure 5.2(a). The inset in the figure shows light passing through since the
rings are not activated to the given wavelength. Arranging single or double ring
switches in a simple mesh configuration to create a 4x4 router has been shown
before [4], but presents the obvious disadvantage of being spatially blocking
(seen in Figure 5.2(b)); a limiting factor in modern parallel processing devices
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Drop 2
Input 1
Drop 1 Input 2
(a) (b)
Figure 5.2: Microring resonators are used as individual routing devices; (a) an
active switching element switches light at an intersection (insert shows switches
in off state), (b) a simple 4x4 routing device highlighting a contention state
where a red and a blue signal have used the same physical path.
such as CMPs.
Working in collaboration with Keren Bergman’s group in Columbia Univer-
sity, we built a practical 4x4 router as described in their work [93, 94], which
allows for parallel hitless routing using the same microring resonators. Hitless
routing is accomplished by having one dedicated waveguide for each input-
output combination. In this topology, known as a torus mesh, signals are never
routed to their direction of origin or to the same direction as another signal, such
that there are 12 possible physical paths; 3 for each input direction as shown in
Table 5.1. When these paths are operating in parallel there can be no overlap
so that the number of router states (where each state specifies four paths) is re-
duced to 9 as seen in Table 5.2. Each of the paths uses at most one ring resonator,
so that the router uses zero, two or four ring resonators to establish each of the
router states.
In Figure 5.3 the router is shown with a sample configuration of four optical
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Figure 5.3: The new 4x4 routing device is characterized by its multiple internal
paths and ring resonator switching elements, allowing for dynamic hitless net-
working. Shown in color are four paths highlighting an arbitrary configuration
using the maximum number of microrings.
Table 5.1: Input to Output Path Active Resonators.
Input
N S E W
O
ut
pu
t N R3 none R1
S R6 R8 none
E none R7 R5
W R2 none R
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Table 5.2: Full Available Router States with Active Resonators.
I/O Combination
N S E W Rings Used
St
at
e
N
um
be
r
1 W N S E R2,R3,R8,R5
2 W E N S R2,R7
3 W E S N R2,R7,R8,R1
4 S N W E R6,R3,R4,R5
5 S W N E R6,R5
6 S E W N R6,R7,R4,R1
7 E W S N R8,R1
8 E W N S NONE
9 E N W S R1,R4
non-interacting paths which are established by switching four of the rings. The
multiple colors depict different signal paths, which all share the same wave-
length. In the state depicted, number 1 from Table 5.2, the router uses the max-
imum number of simultaneous rings as all channels are being switched. Figure
5.4 shows the router within an eight-node implementation of the torus mesh
with additional injection and ejection switches as well as the overlapping elec-
trical network. Such a configuration requires 16 routers, and is accessed op-
tically by each of the eight nodes through one of the gateways which would
house both modulators and detectors.
5.3 SWITCHING DESIGN
The microring resonators used in the proposed router are particularly useful
since they can selectively filter a specific frequency with a device-designed
amount of bandwidth. They can pass along the given frequency band to a dif-
ferent waveguide, and in so doing switch the direction of light. Specifically, an
input signal is “switched” when the following resonance condition is met [91]:
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(a) (b)
gw
gw
EC
EC
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Figure 5.4: Topology of an eight-port non-blocking torus photonic NoC: (a) di-
agram of optical pathways and photonic network elements; and (b) closeup
deliniating waveguides and interfaces to photonic routers.
mλ0 = neffL (5.1)
where λ0 is the resonant wavelength, m is an integer, neff is the effective index
of the optical mode, and L is the length of the resonating cavity.
When the resonance condition is satisfied, light is passed to the drop port
instead of the through port as seen back in Figure 5.2(a). By tuning the refractive
index of the silicon and hence the effective index of the mode, we can switch a
single wavelength between the through port and the drop port. A shift of the
effective index ∆neff causes a shift of the resonant wavelength ∆λ = λ0∆
neff
neff
[95].
We have chosen to use the Thermo-Optic effect (TO) [96] because of its strong
refractive index tuning in silicon (∆n ≈ 1 × 10−2). Fabrication effects vary
from ring to ring and aligning many of these to one wavelength requires a large
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amount of tuning flexibility. The TO effect has been shown to provide a large
wavelength shift on the order of 20 nm [97] while operating on a time scale of a
few µs using direct heating [98], suitable for circuit-switched networks. we note
again that the Electro-Optic effect (EO), known also as the free carrier plasma
dispersion effect in silicon, has a faster switching time in this material below 100
ps and could also be used for switching in this device. However, the amount of
wavelength shift given by the EO effect is limited to about ∆λ ≈ 2 nm. In prac-
tice we need to shift a resonance as far as one Free Spectral Range (FSR) to adjust
for fabrication misalignment of an individual ring’s resonant wavelength.
5.4 DEVICE STRUCTURE AND FABRICATION
We start with commercial Silicon-on-Insulator (SOI) wafers with a 3 µm buried
oxide layer. Using standard e-beam lithography we pattern the waveguides
and etch them using reactive ion etching. The waveguide dimensions are 450
nm wide by 250 nm thick, at which we maintain single mode operation. The
waveguides are then clad with 1 µm of plasma-enhanced chemical vapor depo-
sition SiO2 to protect the optical mode. We then planarize the top of the oxide to
minimize unevenness in the following metal deposition. This step will reduce
the chances of heater failure due to weak points in the metal wire.
We evaporate 300 nm of NiChrome above the cladding and using a double-
resist liftoff method creates the 1 µm heaters. Finally another SiO2 cladding step
protects the heaters from outside elements. The microrings use the same waveg-
uide dimensions and have a 10 µm radius with spacing from the waveguides of
200 nm. The final system is seen in Figure 5.5(a).
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(a)
10μm
(b)
Figure 5.5: Images of the fabricated router: (a) microscope image of full device
shows gold contacts to nichrome heaters above the microrings; (b) an SEM im-
age shows the details of the fabricated waveguide crossing and coupled rings
(insert shows close-up of Ω heaters).
5.4.1 WAVEGUIDE CROSSINGS
We also reduce the loss typically seen in waveguide intersections by transition-
ing adiabatically to a larger waveguide cross-section for the intersecting region.
By increasing the amount of light confined within the waveguide we limit the
interaction of light with the variations of the sidewalls, specifically the large
scattering points created by the walls of the crossing waveguide.
We ran finite-difference time-domain (FDTD) simulations of various sized
crosses, shown as power drop versus cross size in Figure 5.6 to find an opti-
mum design. Unsurprisingly, all crosses did better with longer transition re-
gions. However, since we wanted to couple a fixed-size ring to both intersect-
ing waveguides, the tapering distance was limited to about the radius size of the
ring. Our chosen crossing, shown in Figure 5.5(b), has an arm width of 2 µm and
a transition region of 6 µm . It is simulated to have an insertion loss of -0.18 dB
and better than -20 dB crosstalk to the intersecting waveguide. We have made
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Figure 5.6: FDTD simulation of adiabatically tapered waveguide intersections
showing waveguides tapered to between 1.5 and 3.5 µm over a range of lengths.
and tested similar crossings with -0.51 dB insertion loss. MMI-based crossing
designs were also considered, and could be used in future design iterations to
lower the loss further [99].
5.5 RESULTS
We tested the router for dynamic routing functionality in two separate cases.
The first was done at Cornell University using a single tunable wavelength laser
source, measuring the ability and effectiveness of the router to actively switch
CW light using the eight microheaters in unison. The next test was performed
at Columbia University and used several wavelengths of modulated light to test
the BER of WDM signals passing through the router.
5.5.1 SINGLE WAVELENGTH CW ROUTING
We began testing the router by independent ring characterization. Using an
Optical Spectrum Analyzer (OSA) and a broadband source, we first found all
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microring resonances by tuning each independently from the others. In this way
we also tested the switching capabilities of the TO effect. We reproducibly tuned
the ring resonances by 10 nm, which is above the FSR of these rings (8.8 nm),
without any destructive effects. Switching is achieved at a rate of around 0.25
nm/mW as seen in Figure 5.7, comparable to recent results for SOI microring
heaters [77, 100]. An extinction ratio of 17 dB can be achieved with less than
2 mW, as much as 21 dB can be achieved at 6.5 mW. We can also see that our
resonances have a FWHM of 0.31 nm which corresponds to a bandwidth of
around 38.5 GHz.
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Figure 5.7: DC power applied to the heaters shifts the microring resonances,
causing a switch in the transmitted optical power of a given wavelength.
We tested the router by coupling a movable tapered-lens fiber to each of the
input waveguides and coupling the output from the chip to another fiber using
a collimating lens. A tunable CW laser was used at 1553.67 nm in all of the tests
as the input. For each input port the light was routed to all available outputs
where power measurements were taken. Each of the input ports has three rout-
ing possibilities for a total of 12 unique routing paths. Because the chip was
not packaged, we were physically limited from testing the third output of each
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input directly such that only eight of the paths were tested directly. Four paths
which routed in the direction of the input facet of the chip were measured as
drops of power at their respective through ports and were seen to be consistent
with the results for the other eight paths.
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Figure 5.8: Extinction ratio comparison for two switched paths: (a) the power
measured at the through port before and after switching, and (b) the power
measured at the drop port before and after switching.
For each of these tested paths we looked at the extinction ratio between the
signal being routed to the measurement output and the remaining signal when
routed away. Figure 5.8 shows two of the inputs routing to one output. In Figure
5.8(a), North to East is routed directly through the waveguide and bypasses
four rings along its path, which are detuned from the laser frequency. It is then
routed by the thermally tuned R6 microring to the south direction, which is
seen at the output as a reduction of power (shown in the same graph). The two
measurements shown are taken using the same input and output to compare
the extinction ratio. Conversely, in Figure 5.8(b) we switch inputs to measure
the signal being routed West to East through R5 and compare it to the same
output when R5 is detuned. All other available optical paths were similarly
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tested showing a maximum extinction ratio of 20.79 dB for a routed signal.
5.5.2 MULTIPLE WAVELENGTH DATA ROUTING
Subsequently, we tested the router at Columbia University for signal integrity
using pseudo-random data and BER measurement tools. In this case three
wavelength sources were used in combination to highlight the flexibility of the
router to handle WDM signals. Figure 5.9(a) highlights the key elements of the
testbed. The three sources are combined equally into a fiber and amplitude-
modulated with a 10 Gb/s non-return-to-zero (NRZ) signal. The signals are
decorrelated, amplified using an erbium-doped fiber amplifier and then focused
into the input waveguide using free-space optics.
At each of the router outputs we couple back into a tapered-lens fiber. The
signal is amplified again through an EDFA and filtered for the given channel,
as is typical in an optical receiver. The signal is piped into a communications
signal analyzer (CSA) and a bit-error-rate tester (BERT) for evaluation. Figure
5.9(b) highlights the three optical paths tested and the signals measured at the
outputs are shown in 5.9(c).
Eye diagrams are recorded to show visually the proper transmission of the
signal through the router in each of the path combinations (shown in Figure
5.10(a)). The BER tests shown in Figure 5.10(b) quantify the signal degrada-
tion and show the exponent of the BER as a function of received power. A
BER of 10−9 is a typical measure of good performance, at which point we mea-
sure power penalties below 1 dB. The exception is that of the North-to-West case
which loses 1.3 dB, though we attribute this to the physical limitations of this
path, which requires collection through the free space optics method instead of
fiber coupling method.
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(a)
(b) (c)
Figure 5.9: WDM router data experiment: (a) experimental setup delineating
electrical paths (dashed line) and optical paths (solid lines); (b) optical paths
tested within the router; and (c) pattern traces of each of the outputs, each win-
dow shows 5 ns in time.
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(a)
 
(b)
Figure 5.10: Signal analysis results: (a) eye diagrams for each of the wavelength
channels routed to each of the destinations; and (b) BER measurements for each
of the switch combinations.
5.6 CONCLUSION
In summary, we have fabricated and shown a working 0.07 mm2 4x4 dynamic
hitless router on SOI technology for use in future CMP optical networks. The
device is defined by eight 10 µm radius microring resonators in an arrangement
that provides efficient and spatially unblocking internal routing. The resonators
are individually tuned by means of micro-heaters fabricated out of thin films of
nichrome, which are powered by DC current to create a resonance shift. The
heater/ring design has a switching power of 0.25 nm/mW. Each of the available
paths is individually tested using a tunable laser and OSA for routing extinction
ratio which provides a maximum of 20.79 dB and a bandwidth of 38.5 GHz.
The router is further tested with PRBS data at multiple wavelengths, and shows
power penalties of less the 1.3 dB for three wavelengths traversing the three
available paths.
76
CHAPTER 6
PHOTONIC DEVICE FIELD TESTING
This chapter uses material extracted with permission from the following references:
J. Robinson, J. Marconi, N. Sherwood-Droz, A. Cerqueira, Jr., H. Figueroa, H. Fragnito, and
M. Lipson, “Implementation of Silicon Microphotonic Devices in a Geographically-Distributed
Fiber Optic Network,” in Integrated Photonics and Nanophotonics Research and Applications,
(Optical Society of America, 2008), paper IME4.
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The benefits of high speed silicon electro-optical modulation, switching,
wavelength conversion and gain are useful not only on an on-chip scheme but
also at a telecom scale. The technologies we have developed were done with
telecom light sources in mind, such that we use the same wavelength ranges
[101]. While silicon photonic devices are tested regularly, independently from
networks, they are not often tested as part of larger systems [102]. That is be-
cause testing with large fiber networks is often difficult and costly, requiring
extensive equipment and large spools of fiber. But even these tests might not
tell us everything about a real geographically-distributed fiber network. For a
real system experiment we need to bring our devices to the field.
6.1 FIBER NETWORK TEST DESIGN
We investigated the feasibility of using silicon photonic devices in large scale
networks through the use of the active KyaTera network in Campinas, Brazil
[103]. The network spans the state of Sa˜o Paulo and connects multiple univer-
sities through buried and aerial optical fibers. These fibers exposed to the real
world can experience chromatic dispersion and polarization rotation over the
length of the links, creating drastic changes in the conditions of a passing sig-
nal. We wanted to know if one of our laboratory chips could perform alongside
regular telecom equipment.
The device under test is shown in Figure 6.1. An input waveguide from one
side of a chip couples to a microring resonator and exits on the other side of
the chip in what we call the through-port. In parallel, a second waveguide also
couples to the same ring and exits the chip, acting as a drop-port for the device.
The chip is made using e-beam lithography out of an SOI stack. The radius
of the ring used in our experiment is approximately 10 µm and the waveguide
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Figure 6.1: Silicon microring device under test: (a) SEM image of device and (b)
device optical response with electro-thermal response.
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6.2 EXPERIMENTAL SETUP
Figure 6.2 shows a schematic of the experimental setup used to measure the
microring add-drop filter. Two external cavity lasers (ECL) were externally
modulated with a pseudo-random bit sequence (PRBS) at 10 Gb/s with a
lithium-niobate-based electro-optic amplitude modulator. These signals were
then amplified with an erbium doped fiber amplifier (EDFA) and sent through
a 40 km path of laid fiber in the KyaTera Network. To compensate for the added
dispersion in the KyaTera Network we included a section of dispersion com-
pensating (DC) fiber. We have also included a dynamic polarization controller
(DPC), which fixes the polarization of a randomly polarized input, in order to
minimize the polarization effects. Using an inline static polarization controller
(PC) we can then select the TM mode for input to the device. Light is then
collected from the drop port of the microring filter. With a variable optical at-
tenuator (VOA) we control the amount of signal reaching the receiver for bit
error rate (BER) characterization. The receiver consists of an EDFA, a band pass
filter (1˜ nm linewidth) and a BER analyzer or and an oscilloscope to record the
eye diagram.
6.3 RESULTS
The optical filter was tested for increased Bit Error Rate (BER) within a live fiber
network. A comparison was first made between the full network configuration
with, and without the device as an in-line filter between the fiber network and
the receiver. Figure 6.3 shows the BER comparison of the two paths as a function
of the input power of the signal with the pseudo-random bit sequence (PRBS).
The results show no added loss to the system.
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As a second test, we added an additional channel through the use of a sec-
ondary laser. The resonance wavelength of the microring is tuned using the
thermo-optic effect with a thermo-electric cooler (TEC) below the chip. We
switch from one signal at 1555.12 nm to another at 1557.18 nm and test the BER
of each to look for the effects of crosstalk. Here again there is no additional
loss of signal integrity due to the addition of the filter chip. Figure 6.4(a) shows
the output spectra of the channels measured with an optical spectrum analyzer
(OSA) at the output of the BPF of the receiver. At a BER of 10−9 we see in Figures
6.4(a) and (b) the power penalty for both channels is between 1 and 1.2 dB.
6.4 CONCLUSION
Testing in a real geographically-distributed network, we can show that our de-
vices can effectively operate in complex systems outside of the lab with minimal
effect on the overall system. We have shown our silicon microring wavelength
filters switch 10 Gb/s signals over 40 Km of laid fiber in the state of Sa˜o Paulo,
Brazil. Minimal power penalty is seen across the device though we note that
polarization effects caused by physically exposed fiber can be problematic since
our devices are polarization dependent. This issue can be avoided with a DPC.
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CHAPTER 7
CONCLUSIONS AND FUTURE
DIRECTIONS
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Within this thesis we have explored various aspects of a future integration
of silicon photonics with CMOS microelectronics. Such an integration, while
difficult and costly to an established high-volume based market, might be one
of the best ways to continue improving integrated microprocessors in the future.
Optics can provide high-bandwidth through single “wires” and low-power and
latency to create integrated circuits properly built for the media-driven world
we live in today.
First we looked at the standard fabrication of CMOS and compared it to stan-
dard silicon photonics practices in research labs. While similar in nature, we
found that a very specific limiting factor keeps us from simply attaching pho-
tonic elements into an electronic stack, namely the optical isolation layer. Specif-
ically for silicon photonics, we focus on the “buried oxide layer” or BOX, a low
refractive-index dielectric that is necessary for the operation of every waveg-
uide and optical device. The problem is the BOX in microelectronics creates a
large thermal hinderance to high-performance transistors.
We solve the BOX layer limitation in two separate ways. In one method we
integrate our optics at the transistor layer of the CMOS stack in a method we call
OxSOI. This approach allows for high temperature processes and high-purity
materials, a general assumption in photonics research. We do this by creating a
localized BOX layer using a typical high-temperature oxidation of silicon with a
special 3-sided silicon nitride mask. The mask is fabricated around each waveg-
uide using a self-aligned method during the waveguide patterning step, which
does not require additional lithography. This method produces comparable op-
tics to SOI using only a bulk silicon wafer. However, for its intended application
we have to note that it requires space to be taken from the transistors. Such a
disadvantage can be considerable since the real estate is already limited due to
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dense integrated circuits.
The second method avoids taking space from the transistor layer, or even al-
tering the CMOS process, by using backend photonics. This technique leapfrogs
silicon photonics by making future optical inteconnects scalable. It does so at
the cost of not using crystalline silicon, an electrically and optically-versatile
material. Using the backend of the CMOS stack to integrate photonics with
silicon-compatible deposited materials, the opics layer can avoid affecting ex-
isting electronics and further scale vertically. This is posible in contrast to c-Si
which cannot be deposited, but instead must be grown. Deposited materials
have imperfections different to crystalline silicon, but mutiple materials spe-
cialized to different tasks can potentially be utilized to make a better system
than that available with SOI.
Regardless of which fabrication method is used, lithographic techniques still
do not posses the resolution necessary to eliminate fabrication errors which alter
the optical properties of critical resonant devices. Beyond this limitation, ther-
mal effects produced by ohmic heating in the electronics can also affect these
devices. The solution to both of these problems is active thermal management
through localized heaters. We explored this option using waveguide-scale met-
alized heaters and extended it to an implementation of a 4x4 optical router. Such
a router utilizing 8 microring resonators would be difficult to repeat consistently
without post-fabrication correction due to the sensitivity of the microrings to the
dimensions of its geometry.
From the various work explored, it is this author’s view that the nearest-
term chip-scale photonics implementation will take the route of a deposited-
materials multi-layered implementation. This is similar to the one explained in
Chapter 3 along with thermally managed resonant devices as are described in
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Chapter 4. The reasons are many-fold but mostly revolve around the economies
of volume that CMOS can provide. If we had we been able to develop this level
of experience in silicon photonics 50 years ago as transistors were being devel-
oped, the story might have been different. Instead III-V photonics dominate the
optical devices landscape, but are still made independently from microelectron-
ics, making them low-volume and expensive. In this age of silicon transistors,
to deviate from the standard would not result in a commercial product.
An evaluation of such a system was conducted by the researchers at
Columbia University and us in [104]. To make a compelling argument we as-
sumed that we could use the best available deposited materials in order to high-
light the benefits of each material and 3D photonics scaling. Using high temper-
ature means that this system would be independent from the microprocessor,
in contrast to the work discussed in Chapter 3. This device is a stepping stone
to full integration, but highlights some of the benefits of moving in a vertically-
scaled direction. In fact, one application could still be as an intermediate chip
between processor cores where high bandwidth and low latency and power
channels could be used much like neighboring integrated circuits. Furthermore,
it still uses a fully CMOS-compatible process and materials without the need for
SOI.
It was the finding of this work that deposited-photonics would have a great
impact on various photonic network architectures on-chip. Using several well-
studied on-chip network topologies on our material system network, perfor-
mance was compared to the original single-layer versions. The result was at
least 20% improvement, either in the amount of wavelength channels possible
or the required injected power. One such network saw a 457% improvement in
bandwidth through increased channels. Furthermore, several new topologies
86
Figure 7.1: Diagram of a multi-layered poly-material photonic interconnect
stack, highlighting an active microring resonator coupling between two low-
loss silicon nitride waveguides at different layers.
were created that take advantage of the lower waveguide propagation loss and
higher non-linear threshold, reduced waveguides crossing losses, and increased
channels.
It is the recommendation, and the hope of the author, that future research
continues in this direction. The optical devices that finally find their way onto
microelectronic processors will have to be completely conformal and compatible
with microelectronics, no matter what form they take. Likely they will be a
hybrid of traditional silicon photonics and innovative fabrication processes, like
much of the work discussed here. Eventually it will be a different story; as
the field of microelectronics starts to depend on optics for crucial performance
scaling, photonic technologies will be able to focus on efficiency rather than
compatibility.
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